1～2 件を表示 ／ 全 2 件
JPEG compression IP core (Verilog)
Verilog-HDL JPEG compression IP core Compression method: JPEG Base Line method Input format: RGB 8:8:8 Output format: YUV 4:2:0 4:2:2 4:4:4 Huffman coding: Standard settings (Annex K) used Can also be set in registers Quantization table: Standard settings (Annex K) used Can also be set in registers
To streamline system research and development! Efficiently compress measurement data to contribute to the development of autonomous driving technology.
The "CVC Codec" is an IP library that implements our original lossless data compression algorithm, CVC method, specialized for natural information such as image data and waveform data on FPGA. It features a compact circuit size, making it easy to implement into existing systems. The processing speed is stable, providing excellent real-time performance. Additionally, it boasts a higher compression ratio compared to conventional lossless compression. 【Features】 ■ Efficiently compresses measurement data, contributing to the development of autonomous driving technology ■ Achieves overwhelming high-speed processing ■ Compression starts instantly after data input, with low latency design ■ Stable processing speed, excelling in real-time performance ■ Easy implementation into existing systems with a compact circuit size *For more details, please refer to the PDF materials or feel free to contact us.
